







Dr. Andrei Grebennikov (grandrei@ieee.org)

M/A-COM Eurotec Operations Loughmahon Technology Park, Skehard Road, Blackrock Cork, Ireland

RF AND MICROWAVE POWER AMPLIFIER DESIGN


A. Grebennikov, RF and Microwave Power Amplifier Design, New York: McGraw-Hill, 2004



LECTURE 1. NONLINEAR ACTIVE DEVICE MODELING


- **1.1. Power MOSFETs**
- small-signal equivalent circuit and determination of its elements
- nonlinear I-V models
- nonlinear C-V models and charge conservation
- **1.2. GaAs MESFETs and HEMTs**
- small-signal equivalent circuit and determination of its elements
- nonlinear I-V and C-V models
- 1.3. BJTs and HBTs
- small-signal equivalent circuit and determination of its elements
- equivalence of π -circuit and T-circuit topologies
- nonlinear I-V and C-Vmodels

Simplified structure of n-channel metal-oxide-silicon (MOS) transistor



- transistor is formed on p-type silicon body (substrate)
- low-resistivity gate is formed on oxide top
- two heavily doped n regions with low resistivity: source and drain

- region between source and drain is channel characterized by its length L and width W



Operation principle:


 if gate potential is made sufficiently positive with respect to other part of the structure, electrons can be attracted directly below insulator

 these electrons can come through n⁺ regions where they exist in abundance and can fill channel between them

number of electrons in channel can be varied through gate potential


 if two n⁺ regions are biased at different potentials, lower-potential n⁺ region acts as source for electrons, which then flow through channel and are drained by higher-potential n⁺ region

Simplified structure of complimentary CMOS transistor (local oxidation of silicon)




- p substrate is common to all nMOS devices and serves as isolation region between them
- pMOS devices are contained within n-type well regions
- thick oxide is needed to eliminate accident creation of parasitic channel underneath of it
- sufficient distance between various regions must be maintained to prevent latchup: elimination bipolar transistor action

Simplified structure of CMOS transistor (shallow-trench isolation)




- devices are closer to each other

Simplified structure of CMOS transistor (silicon on insulator)



- complete device isolation

N-channel MOS transistor under bias in inversion region




- positive charges applied to gate repel holes from surface ⇒ depletion region with negatively charged acceptors: inversion

- drain potential is positive: larger number of negatively charged acceptors around drain than source

- fewer electrons are needed in channel near drain to balance positive gate charge: largest electron concentration near source

N-channel MOS transistor under bias in inversion region


Gate potential is raised \Rightarrow three inversion region: weak inversion, moderate inversion and strong inversion



• for small V_{ds}, effect of drain potential on drain current is large: nonsaturation region

 for large V_{ds}, drain current gradually tends to saturate draining all electrons that can be supplied by channel for given gate potential: saturation region

Physical structure of lateral diffusion MOS transistor (LDMOSFET)



 heavily doped p+ sinker for low resistivity between source and p+ substrate (source grounding) to provide
 high current flow between drain and source

 low substrate resistivity and sufficient distance between regions to prevent latchup (forward-biased p-n diodes): lightly doped p⁻ epitaxial layer and heavily doped p⁺ substrate

- lightly doped n drain layer for drain-source breakdown protection

Gate channel model: bias-dependent RC distributed transmission line

$$\begin{bmatrix} ABCD \end{bmatrix} = \begin{bmatrix} \cosh \gamma L & Z_0 \sinh \gamma L \\ \frac{\sinh \gamma L}{Z_0} & \cosh \gamma L \end{bmatrix}$$

where $\gamma = \sqrt{j\omega R'_{ch}C'_{g}}$ - propagation

constant,

$$Z_{\rm gs} = \frac{A}{C} = R_{\rm ch} \, \frac{\coth \gamma \, L}{\gamma \, L}$$

 $Z_{\rm o} = R'_{\rm ch} / \gamma$ - characteristic impedance


 $R'_{\rm ch} = R_{\rm ch} / L$ - gate charging resistance per unit length

 $C'_{g} = C_{g} / L$ - gate capacitance per unit length


$$Z_{gs} = R_{ch} \frac{\coth \gamma L}{\gamma L} \cong \frac{R_{ch}}{\gamma L} \left(\frac{1}{\gamma L} + \frac{\gamma L}{3}\right) = \frac{R_{ch}}{3} + \frac{1}{j\omega C_g}$$

- intrinsic impedance between gate and source

Equivalent circuit of lateral diffusion MOS transistor (LDMOSFET)



- intrinsic device model including nonlinear current source and device resistances and capacitances



- complete small-signal MOSFET equivalent circuit describing device electrical behavior over entire frequency range up to maximum frequency

Determination of equivalent circuit parameters

To determine intrinsic circuit parameters, it is best to use Yparameters for intrinsic device:


$$Y = \begin{bmatrix} \frac{j\omega C_{gs}}{1+j\omega \tau_{g}} + j\omega C_{gd} & -j\omega C_{gd} \\ \frac{g_{m} \exp(-j\omega \tau)}{1+j\omega \tau_{g}} - j\omega C_{gd} & G_{ds} + j\omega \left(C_{ds} + C_{gd}\right) \end{bmatrix}$$

where $\tau_{g} = R_{gs}C_{gs}$ - gate constant, τ - effective channel carrier transit time


For known (measured or analytically estimated) extrinsic parameters, procedure of determination of intrinsic Y-parameters from experimental data is:

- measurement of S-parameters of extrinsic device
- transformation of S-parameters to Y-parameters with subtraction of parallel elements: capacitances
- transformation of Y-parameters to Z-parameters with subtraction of series elements: inductances
- transformation of Z-parameters to Y-parameters of intrinsic device two-port network

Determination of equivalent circuit parameters



- transformation of Y-parameters to Z-parameters with subtraction of series elements: inductances



 drain current in stronginversion region is proportional to square of $V_{as} - V_{th}$

• drain current in weakinversion region is dominated by diffusion component - exponential dependencies

14

To achieve continuous behavior from weak-inversion region to strong-inversion region \Rightarrow

To describe drain current in saturation region \Rightarrow

Entire I-V model \Rightarrow

$$I_{ds}(V_{gs}) = A \left\{ \ln \left[1 + \exp \left(B \left(V_{gs} - V_{th} \right) \right) \right] \right\}^{2}$$
where $I_{ds} \Big|_{V_{gs} = V_{th}} = I_{th}$ $\frac{\partial I_{ds}}{\partial V_{gs}} \Big|_{V_{gs} = V_{th}} = S_{th}$

$$T_{max}(V_{ds}) = I_{sat}(1 + \lambda V_{ds}) \tanh(\alpha V_{ds})$$

$$I_{ds}(V_{gs}, V_{ds}) = I_{o} \left[1 + \left(\frac{I_{o}}{I_{max}} \right)^{n} \right]^{\frac{1}{n}}$$
14

1.1. Power MOSFETs Nonlinear I-V models

I_{ds}, mA

180

160

140

120

100

80

60

40

20


0

modeled

■◆●▲ measured

1.0

High voltage LDMOSFET (I = 1.1 um, w = 4 cm) Low voltage MOSFET (w = 2 mm)



Mean-square error - 0.42%

3.0

2.0

Mean-square error - 0.5%

 $V_{\rm gs} = 3.6 \, {\rm V}$

3.1 V

2.6 V

2.1 V


1.6 V

1.1 V

4.0


 $V_{\rm ds}, V$

Nonlinear I-V models: high voltage LDMOSFET



16

1.1. Power MOSFETs Nonlinear C-V models



 constant in accumulation region equal to total intrinsic oxide capacitance


 reduces in depletion and weakinversion regions and increases in moderate inversion region

 constant in saturation region equal to 2/3 of oxide capacitance

17

1.1. Power MOSFETs Nonlinear C-V models


Gate-drain capacitance C_{gd}



$$C_{\rm gd(ds)} = C_{\rm gdo(dso)} \left(\frac{\varphi + V_{\rm dso}}{\varphi + V_{\rm ds}} \right)^{\rm m}$$

For LDMOSFETs \Rightarrow

Drain-source capacitance C_{ds}



- junction approximation

where m depends on doping concentration

Capacitance	$C_{\rm gd(ds)o}, \rm pF$	т	<i>φ</i> , V
$C_{ m gd}$	7.88	0.8	2.94
$C_{ m ds}$	39.42	0.33	1.0

Mean-square error - 4.3%

1.1. Power MOSFETs Charge conservation

$$\begin{bmatrix} I_{g} \\ I_{d} \\ I_{s} \end{bmatrix} = j\omega \begin{bmatrix} C_{gg} & -C_{gd} & -C_{gs} \\ -C_{dg} & C_{dd} & -C_{ds} \\ -C_{sg} & -C_{sd} & C_{ss} \end{bmatrix} \cdot \begin{bmatrix} V_{g} \\ V_{d} \\ V_{s} \end{bmatrix}$$

To transform three-terminal into twoport network with common source terminal ⇒

$$C_{gg} = C_{gd} + C_{gs} = C_{dg} + C_{sg},$$

$$C_{dd} = C_{dg} + C_{ds} = C_{gd} + C_{sd},$$

$$C_{ss} = C_{sg} + C_{sd} = C_{gs} + C_{ds},$$

- relationships between capacitances in three-terminal devices - matrix equation for small-signal charging circuit in frequency domain: three-terminal MOSFET


$$I_{g} = I_{gs}, I_{d} = I_{ds}, I_{s} = -(I_{gs} + I_{ds})$$
$$V_{g} - V_{s} = V_{gs}, V_{d} - V_{s} = V_{ds}$$

$$Y_{\rm c} = \begin{bmatrix} j\omega(C_{\rm gs} + C_{\rm gd}) & -j\omega C_{\rm gd} \\ -j\omega(C_{\rm gd} + C_{\rm m}) & j\omega(C_{\rm ds} + C_{\rm m} + C_{\rm gd}) \end{bmatrix}$$

 admittance matrix for capacitive two-port network
 where C_m = C_{dg} - C_{gd} is transcapacitance

$$g_{\rm m} - j\omega C_{\rm m} = g_{\rm m} \sqrt{1 + \left(\frac{\omega}{\omega_{\rm T}} \frac{C_{\rm m}}{C_{\rm gs}}\right)^2} \exp\left[-j\tan^{-1}\left(\frac{\omega}{\omega_{\rm T}} \frac{C_{\rm m}}{C_{\rm gs}}\right)\right] \approx g_{\rm m} \exp(-j\omega\tau_{\rm c}) \quad \text{where}$$
$$\tau_{\rm c} = C_{\rm m}/\omega_{\rm T}C_{\rm gs}$$

Simplified structure of GaAs metal-semiconductor field-effect transistor (MESFET)




- transistor is formed on semiinsulating GaAs substrate
- n-doped epilayer is necessary to realize channel and is made thicker to minimize source and drain resistances

- two heavily doped n regions with low resistivity between metal source and drain

- semi-insulating buffer for high resistivity and to prevent impurities in substrate from diffusing into epilayer

Operation principle:




 if two n⁺ regions are biased at different potentials, lower-potential n⁺ region acts as source for electrons, which then flow through channel and are drained by higherpotential n⁺ region

 depletion region under Schottkybarrier gate is formed containing only positively charged donors

• thickness of depletion region can be varied through gate potential resulting in changing of channel conductivity

 channel current is due to electrons and device operation speed is defined by only velocity of charge variation under gate


GaAs MESFET operation



- when $V_{gs} = 0$ V and V_{ds} is raised from zero to some low value, depletion region under gate is relatively narrow with longitudinal electric field and current in channel where current is proportional to V_{ds}

 when V_{gs} < 0 V and V_{ds} = const, depletion region widens reducing current and at some pinch-off voltage channel becomes fully depleted with zero drain current


GaAs MESFET operation



- when $V_{gs} = 0$ V and V_{ds} is raised further, channel current increases; however, depletion region becomes wider at drain end with narrower conductive channel resulting in region of electron accumulation near gate end

 for higher V_{ds}, electron cannot move faster as electron velocity cannot exceed their saturated drift velocity


1.2. GaAs MESFETs and HEMTs GaAs MESFET operation



 as V_{ds} is increased further, depleted region widens towards drain and more of voltage increase is dropped across depletion region (charge domain) whereas less is dropped across unsaturated region

 saturation occurs when electrons move at saturated drift velocity over large part of channel length; no longer increase in charge in depletion region, so gate-drain capacitance reduces to stray capacitance between metalizations whereas gate-source capacitance rises to approximately twice compared with value in linear operation

High mobility electron transistor (HEMT)




- transistor is formed on semi-insulating GaAs substrate

- two heavily n-doped GaAs regions with low resistivity between metal source and drain

- two heavily n-doped AlGaAs layers with high energetic barrier for holes to maximize high electron mobility in channel

- undoped InGaAs n-epilayer as channel

HEMT: operation principle




 if two n⁺ regions are biased at different potentials, lowerpotential n⁺ region acts as source for electrons, which then flow through channel and are drained by higher-potential n⁺ region

 depletion region under Schottkybarrier gate is formed containing only positively charged donors

 two heavily n-doped AlGaAs layers with high energetic barriers for holes and low energetic barrier for electrons protect channel from hole injection resulting in high mobility of electrons in channel (in 3 times higher than electron saturation velocity in GaAs epilayer)

 spacing between AlGaAs layer and InGaAs channel is optimized to achieve high breakdown voltage

Small-signal equivalent circuit of MESFET and HEMT



- gate-source capacitance C_{gs} and gate-drain capacitance C_{gd} represent charging effect in depletion region; drain-source capacitance C_{ds} is small and its influence is insignificant

- capacitance C_{dsd} and resistance R_{dsd} represent model dispersion of I-V characteristic due to trapping effects in channel resulting in discrepancy between DC measurement and S-parameter measurements at high frequencies

Determination of equivalent circuit parameters


To determine intrinsic circuit parameters, it is best to use Yparameters for intrinsic device:

$$Y = \begin{bmatrix} \frac{j\omega C_{gs}}{1+j\omega\tau_{g}} + j\omega C_{gd} & -j\omega C_{gd} \\ \frac{g_{m} \exp(-j\omega\tau)}{1+j\omega\tau_{g}} - j\omega C_{gd} & \frac{1}{R_{ds}} + j\omega \left(C_{ds} + C_{gd}\right) \end{bmatrix}$$


where $\tau_{\rm g} = R_{\rm gs}C_{\rm gs}$ - gate constant , τ - effective channel carrier transit time

From real and imaginary parts of intrinsic Y-parameters:

Determination of equivalent circuit parameters




- measurements of S-parameters of full equivalent circuit




- transformation of S-parameters to Zparameters with subtraction of series inductances

Determination of equivalent circuit parameters




- transformation of Z-parameters to Yparameters with subtraction of parallel capacitances



- transformation of Yparameters to Zparameters with subtraction of series resistances and inductance


- transformation of Z-parameters to intrinsic two-port Y-parameters

30



Nonlinear I-V and C-V models

Curtice cubic model



- additional gate-source resistor R_{gs}
- additional diode between drain and gate


$$I_{\rm ds} = (A_0 + A_1 V_{\rm gs} + A_2 V_{\rm gs}^2 + A_3 V_{\rm gs}^3) \tanh(\gamma V_{\rm ds})$$

$$C_{\rm gs} = C_{\rm gs0} / \left(1 - \frac{V_{\rm gs}}{V_{\rm gsi}}\right)^{0.5}$$

- abrupt junction approximation

Nonlinear I-V and C-V models

Materka model



$$I_{ds} = I_{dss} \left(1 - \frac{V_{gs}}{V_{p}} \right)^{2} \tanh\left(\frac{\alpha V_{ds}}{V_{gs} - V_{p}}\right)$$
$$I_{gs} = I_{gss} \left[\exp\left(\alpha_{s} V_{gs}\right) - 1 \right]$$
$$I_{gd} = I_{gdsr} \left[\exp\left(\alpha_{sr} V_{gd}\right) - 1 \right]$$
$$C_{gs} = C_{gs0} \left/ \left(1 - \frac{V_{gs}}{V_{gsi}} \right)^{0.5}$$

TriQuint model

$$I_{\rm ds} = \frac{I_{\rm ds0}}{1 + \delta V_{\rm ds} I_{\rm ds0}},$$


$$I_{\rm ds0} = \begin{cases} \beta (V_{\rm gs} - V_{\rm T})^{\rm Q} \left[1 - \left(1 - \frac{\alpha V_{\rm ds}}{3} \right)^{\rm 3} \right], & 0 < V_{\rm ds} < \frac{3}{\alpha} \\ \beta (V_{\rm gs} - V_{\rm T})^{\rm Q}, & V_{\rm ds} \ge \frac{3}{\alpha} \end{cases}$$

- better approximation at near pinch-off region
- decrease of drain current I_{ds} at higher values which is result of self-heating effect

1.2. GaAs MESFETs and HEMTs Nonlinear I-V and C-V models Angelov model $I_{\rm ds} = I_{\rm pk} \left(1 + \tanh \psi \right) \left(1 + \lambda V_{\rm ds} \right) \tanh(\alpha V_{\rm ds})$ where I_{pk} - drain current at maximum transconductance $-\circ d = \psi = P_1 (V_{gs} - V_{pk}) + P_2 (V_{gs} - V_{pk})^2 + P_3 (V_{gs} - V_{pk})^3 + \dots$ g O V_{gs} where P_i can be obtained from experimental data $I_{\rm ds}$ $I_{\rm sat}$ s Ó Accurate description of I_{ds}-V_{as} dependence in pinch-off and $I_{\rm pk}$ $C_{\rm gs}/C_{\rm gs0}$ saturation regions 1.5 1.0 Cgd/Cgd0 $V_{\rm gs}$ $V_{\rm pk}$ 0.5 $C_{gs} = C_{gs0} \left[1 + \tanh\left(P_{1gsg} V_{gs}\right) \right] \left[1 + \tanh\left(P_{1gsd} V_{ds}\right) \right]$ 0 $V_{ds}, V = C_{gd} = C_{gd0} \left[1 + \tanh(P_{1gdg} V_{gs}) \right] \left[1 - \tanh(P_{1gdd} V_{ds} + P_{1cc} V_{gs} V_{gd}) \right]$ 3 -1 0 2

where P_{1gsg} , P_{1gsd} , P_{1gdg} , P_{1gdd} are fitting parameters

Simplified structures of n-p-n bipolar-junction transistor (BJT) BJT for integrated circuit made by planar process



 heavily doped n-region is diffused into p-region to produce emitter-base junction


- lightly doped p-type layer is used for substrate

 lightly n-doped collector region allows collector-base junction to sustain relatively high voltages without breaking down

- heavily n-doped buried layer added to reduce series resistance between junction and metallic collector contact

- base doping level and its width is quite small to minimize base transit time and maximize electron injection efficiency from emitter

Simplified structures of n-p-n bipolar-junction transistor (BJT)




BJT for power application

 for constant base-emitter bias, increase in collector-base voltage widens collector-base space-charge layer, thus reducing base width resulting in collector current increase when collector voltage is increased (Early effect)

 for constant collector voltage, effect of high injection results in widening of charge-neutral base region when entire space-charge region is pushed toward heavily doped collector region decreasing transistor current gain and degrades device frequency response (Kirk effect)

Simplified structures of n-p-n heterojunction bipolar transistor (HBT)


AIGaAs HBT for integrated circuit made by planar process



 forward-bias emitter injection efficiency is very high since wider bandgap AlGaAs emitter injects
 electrons into GaAs p-base at lower energy level, but holes are prevented from flowing into emitter by high energy barrier, thus resulting in possibility to decrease
 base length, base-width modulation and increase frequency response

- heavily p-doped base to reduce base resistance
- lightly n-doped emitter to minimize emitter capacitance
- lightly n-doped collector region allows collector-base junction to sustain relatively high voltages without breaking down

Simplified structures of n-p-n heterojunction bipolar transistor (HBT)




Single-chip AlGaAs/GaAs HBT

- lower 1/f noise since surface states of GaAs no longer contribute significant noise to emitter current

- using wide bandgap InGaP layer instead of AlGaAs results in improvement of device performance over temperature

Small-signal equivalent π -circuit of bipolar transistor



- intrinsic dynamic resistance r_{π} and charging capacitance C_{π} represent baseemitter diode p-n junction

- feedback capacitance C_{co} is extrinsic and capacitance C_{ci} is intrinsic representing base-collector junction capacitance having significant effect on device performance

- intrinsic collector-emitter resistance r_{ce} models Early effect

Determination of equivalent circuit parameters

To determine intrinsic circuit parameters, it is best to use Y-parameters for intrinsic device:


$$Y_{11} = \frac{1}{r_{\pi}} + j\omega (C_{\pi} + C_{ci}) \qquad Y_{12} = -j\omega C_{ci}$$
$$Y_{21} = g_{m} \exp(-j\omega\tau_{\pi}) + j\omega C_{ci} \qquad Y_{22} = \frac{1}{r_{ce}} + j\omega C_{ci}$$

where τ_{π} - effective transit time

From real and imaginary parts of intrinsic Y-parameters:

$$C_{\pi} = \frac{\operatorname{Im}(Y_{11} + Y_{12})}{\omega} \qquad r_{\pi} = \frac{1}{\operatorname{Re} Y_{11}} \qquad C_{ci} = -\frac{\operatorname{Im} Y_{12}}{\omega}$$
$$\tau_{\pi} = \frac{1}{\omega} \cos^{-1} \frac{\operatorname{Re} Y_{21} + \operatorname{Re} Y_{12}}{\sqrt{(\operatorname{Re} Y_{21})^{2} + (\operatorname{Im} Y_{21} + \operatorname{Im} Y_{12})^{2}}}$$
$$g_{m} = \sqrt{(\operatorname{Re} Y_{21})^{2} + (\operatorname{Im} Y_{21} + \operatorname{Im} Y_{12})^{2}} \qquad r_{ce} = \frac{1}{\operatorname{Re} Y_{22}}$$

Small-signal equivalent T-circuit of bipolar transistor




- intrinsic dynamic resistance r_e and charging capacitance C_e represent base-emitter diode p-n junction

- α is collector-to-emitter current gain

- intrinsic collector-emitter resistance r_{bc} models Early effect

Equivalence of intrinsic π - and T-circuit topologies



$$Y_{\rm e} = \frac{I_{\rm e}}{V_{\rm be}} = \frac{1}{r_{\rm e}} + j\omega C_{\rm e} = \frac{1}{r_{\pi}} + j\omega C_{\pi} + g_{\rm m} \exp(-j\omega\tau_{\pi}) - \text{equal admittances}$$
$$\exp(-j\omega\tau_{\rm tee})I_{\rm e} = g_{\rm m} \exp(-j\omega\tau_{\pi})V_{\pi} - \text{equal collector currents where} \quad \alpha = \alpha_0/(1+j\omega\tau_{\alpha})$$

 αe

Relationships between circuit intrinsic parameters:

$$g_{\rm m} = \alpha_0 \sqrt{(1/r_{\rm e})^2 + (\omega C_{\rm e})^2} / \sqrt{1 + (\omega \tau_{\alpha})^2} \qquad \frac{1}{r_{\pi}} = \frac{1}{r_{\rm e}} - g_{\rm m} \cos(\omega \tau_{\pi})$$

$$\tau_{\pi} = \tau_{\rm tee} - \frac{1}{\omega} \left[\tan^{-1}(\omega C_{\rm e} r_{\rm e}) + \tan^{-1}(\omega \tau_{\alpha}) \right] \qquad C_{\pi} = C_{\rm e} - g_{\rm m} \frac{\sin(\omega \tau_{\pi})}{\omega}$$

42

b \sim R_{b} +

 $+ V_{\pi} \mathbf{\nabla}$

Ebers-Moll model

Nonlinear I-V and C-V models

$$I_{ce} = I_{sat} \left[exp \left(\frac{V_{\pi}}{V_{T}} \right) - exp \left(\frac{V_{bc}}{V_{T}} \right) \right]$$

where $V_{\rm T} = \frac{kT}{q}$ - thermal voltage $I_{\rm be} = \frac{I_{\rm sat}}{\beta_{\rm F}} \left[\exp\left(\frac{V_{\pi}}{V_{\rm T}}\right) - 1 \right]$ - base-emitter diode current

where $\beta_{\rm F}$ - forward current gain

$$I_{\rm bc} = \frac{I_{\rm sat}}{\beta_{\rm R}} \left[\exp\left(\frac{V_{\rm bc}}{V_{\rm T}}\right) - 1 \right]$$

- base-collector diode current where β_R - reverse current gain

 $C_{be} = \tau_{F} \frac{dI_{be}}{dV_{\pi}} + C_{jeo} \left(1 - \frac{V_{\pi}}{\varphi_{e}}\right)^{-m_{e}} - base-emitter diode capacitance$ $C_{bc} = \tau_{R} \frac{dI_{bc}}{dV_{bc}} + C_{jco} \left(1 - \frac{V_{bc}}{\varphi_{c}}\right)^{-m_{c}} - base-collector diode capacitance$

 $V_{\rm bc}$

 $R_{\rm e} \ge I_{\rm e}$


 $C_{\rm bc}$

I_{ce}

 $I_{\rm bc}$

 $\downarrow C_{\pi}$

where τ_F - forward transit time, τ_R - reverse transit time, m_e and m_c - grading factors 43



where C_2 , C_4 , n_{EL} , n_{CL} - model parameters responsible for low-current effects

44

1.3. BJTs and HBTs Gummel-Poon model

Base resistance model

$$r_{\rm b} = r_{\rm bm} + 3(r_{\rm b0} - r_{\rm bm}) \frac{\tan z - z}{z \tan^2 z}$$

where z - current-dependent model parameter

Model advantages:

- base-width modulation (Early effect)

- variation of forward current gain β_F with collector current (Kirk effect)

- better approximation of distributed structure of base-collector junction (base resistance between two capacitances)

- variation of base resistance with base current Nonlinear C-V models

$$C_{\pi} = \frac{d}{dV_{\pi}} \left(\tau_{\rm FF} \frac{I_{\rm cc}}{q_{\rm b}} \right) + C_{\rm jeo} \left(1 - \frac{V_{\pi}}{\varphi_{\rm e}} \right)^{-m}$$

- base-emitter diode capacitance, $\tau_{\rm FF}$ - current-dependent transit time

$$C_{\rm ci} = \tau_{\rm R} \frac{dI_{\rm bc}}{dV_{\rm bc}} + k_{\rm c} C_{\rm jco} \left(1 - \frac{V_{\rm bc}}{\varphi_{\rm c}}\right)^{-m_{\rm c}}$$

- base-collector diode capacitance

$$C_{\rm co} = C_{\rm jco} \left(1 - k_{\rm c}\right) \left(1 - \frac{V_{\rm bco}}{\varphi_{\rm c}}\right)^{-m_{\rm c}}$$

 junction capacitance, k_c - fraction of base-collector capacitance connected to base resistance