## Homework \# 5 Solution

Due: Never

1. [20 Points]: For part (a) to (c), all MOSFETs have the same $\mathrm{V}_{\mathrm{T}}=2 \mathrm{~V}$ and $\mathrm{K}=0.1 \mathrm{~mA} / \mathrm{V}^{2}$. The input voltages $V_{1}$ and $V_{2}$ represent logic values: $0\left(\mathrm{~V}_{1}\right.$ or $\left.\mathrm{V}_{2}<1 \mathrm{~V}\right)$ and $1\left(\mathrm{~V}_{1}\right.$ or $\left.\mathrm{V}_{2}>3 \mathrm{~V}\right)$. The power supply is $\mathrm{V}_{\mathrm{dd}}=5 \mathrm{~V}$.

(a) [4 Points] What should be the value of $\mathrm{R}_{1}$ so that the noise margin at node A is 0.5 V ?
Noise margin $\left(\mathrm{NM}_{0}\right)$ is defined as the largest amount of noise that can be added to any valid output ( $\mathrm{V}_{\mathrm{O}}$ ) before it becomes invalid as the input $\left(\mathrm{V}_{\mathrm{I}}\right)$ for the next stage.
I.e. $\mathrm{NM}_{0}=\operatorname{Min}\left(\left|\mathrm{V}_{\mathrm{IL}}-\mathrm{V}_{\mathrm{OL}}\right|,\left|\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{IH}}\right|\right)$

## Answer:

Given $\mathrm{V}_{\mathrm{IL}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3 \mathrm{~V}$, and noise margin $\mathrm{NM}_{0}=0.5 \mathrm{~V}$, we know

$$
\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.5 \mathrm{~V}
$$

When $\mathrm{V}_{1}$ is low, M1 is off,

$$
\mathrm{V}_{\mathrm{A}}=5 \mathrm{~V}>3.5 \mathrm{~V}=\mathrm{V}_{\mathrm{OH}}
$$

When $\mathrm{V}_{1}=3 \mathrm{~V}$ (worse case), M1 is on, notice
$\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}<\mathrm{V}_{1}-\mathrm{V}_{\mathrm{T}}=1 \mathrm{~V}$, in triode,
$\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{dd}}-\mathrm{I}_{\mathrm{D} 1} \mathrm{R}_{1}$

$$
=\mathrm{V}_{\mathrm{dd}}-\mathrm{K}^{*} \mathrm{~V}_{\mathrm{A}} *\left(\mathrm{~V}_{1}-\mathrm{V}_{\mathrm{T}}-\mathrm{V}_{\mathrm{A}} / 2\right) * \mathrm{R}_{1}
$$

$$
=5-0.1 \mathrm{~m}^{*} \mathrm{~V}_{\mathrm{A}} *\left(1-\mathrm{V}_{\mathrm{A}} / 2\right) * \mathrm{R}_{1}
$$

## Also,

$\mathrm{V}_{\mathrm{A}}<\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$
Therefore,

$$
\mathrm{R}_{1}>120 \mathrm{k} \Omega
$$

(b) [4 Points] Assume now for simplicity that when "ON" these MOSFETs can be represented by a resistance $\mathrm{R}_{\mathrm{ON}}=5 \mathrm{k} \Omega$. What should be the value of $R_{2}$ so that the noise margin at node $B$ is 0.5 V ?

## Answer:

From (a), we know $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.5 \mathrm{~V}$.
When M2 is off,
$\mathrm{V}_{\mathrm{B}}=5 \mathrm{~V}>3.5 \mathrm{~V}=\mathrm{V}_{\mathrm{OH}}$
When M2 is on,

$$
\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{dd}} * 2 \mathrm{R}_{\mathrm{ON}} /\left(2 \mathrm{R}_{\mathrm{ON}}+\mathrm{R}_{2}\right)<\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}
$$

Thus,

$$
\mathrm{R}_{2}>90 \mathrm{k} \Omega
$$

(c) [4 Points] What logic function is implemented?

Answer:

| $\mathrm{V}_{1}$ | $\mathrm{~V}_{2}$ | $\mathrm{~V}_{\mathrm{O}}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 0 | 1 |
| $\mathrm{~V}_{\mathrm{O}}=\neg\left(\neg \mathrm{V}_{1} * \mathrm{~V}_{2}\right)=\mathrm{V}_{1}+\left(\neg \mathrm{V}_{2}\right)$ |  |  |

(d) [8 Points] Consider now that this gate is to be implemented with MOSFETs having $0.5 \mathrm{~V}<$ $\mathrm{V}_{\mathrm{T}}<3 \mathrm{~V}$ and $10^{3} \Omega<\mathrm{R}_{\mathrm{ON}}<10^{5} \Omega$, and pull-up resistors having $10^{3} \Omega<R_{P U}<10^{5} \Omega$. (The inequalities express a permissible design space as opposed to a range of manufacturing uncertainty.) The MOSFETs and pull-up resistors need not have identical parameters.

Complete the design of the logic gate by choosing values of $\mathrm{V}_{\mathrm{T}}$ and $\mathrm{R}_{\mathrm{ON}}$ for each transistor, and $\mathrm{R}_{\mathrm{PU} 1}$ and $\mathrm{R}_{\mathrm{PU} 2}$ so that: $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$; $\mathrm{V}_{\mathrm{IL}}=1.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V} ; \mathrm{V}_{\mathrm{OH}}=3 \mathrm{~V}$; and the power dissipated by the gate is minimized. If any parameter does not have a unique design value, then give the permissible range for that parameter. Assume $\mathrm{V}_{\mathrm{dd}}=5 \mathrm{~V}$.

## Answer:

For all MOSFETs,

$$
\mathrm{V}_{\mathrm{IL}}<\mathrm{V}_{\mathrm{T}}<\mathrm{V}_{\mathrm{IH}}
$$

Thus,

$$
1.5 \mathrm{~V}<\mathrm{V}_{\mathrm{T}}<2 \mathrm{~V}
$$

To minimize power dissipation, we choose the largest possible $\mathrm{R}_{\mathrm{PU}}$ 's for both pull-up resistors,

$$
\mathrm{R}_{1}=\mathrm{R}_{2}=\mathrm{R}_{\mathrm{PU}}=10^{5} \Omega
$$

To satisfy $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$, when M 1 is on,

$$
\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{dd}} * \mathrm{R}_{\mathrm{ON} 1} /\left(\mathrm{R}_{\mathrm{ON} 1}+\mathrm{R}_{1}\right)<\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}
$$

Thus,

$$
\mathrm{R}_{\mathrm{ON} 1}<11 \mathrm{k} \Omega
$$

Similarly,

$$
\begin{gathered}
\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{dd}} *\left(\mathrm{R}_{\mathrm{ON} 2}+\mathrm{R}_{\mathrm{ON} 3}\right) /\left(\mathrm{R}_{\mathrm{ON} 2}+\mathrm{R}_{\mathrm{ON} 3}+\mathrm{R}_{2}\right) \\
\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V} \\
\mathrm{R}_{\mathrm{ON} 2}+\mathrm{R}_{\mathrm{ON} 3}<11 \mathrm{k} \Omega
\end{gathered}
$$

(Note: Strictly speaking, one should choose $\mathrm{R}_{\mathrm{ON} 1}$ $=11 \mathrm{k} \Omega$ and $\mathrm{R}_{\mathrm{ON} 2}+\mathrm{R}_{\mathrm{ON} 3}=11 \mathrm{k} \Omega$, in order to minimize power dissipation. However, given $\mathrm{R}_{\mathrm{ON}}$ is usually much smaller than $\mathrm{R}_{\mathrm{PU}}$, in most cases, power dissipation is dominated by $\mathrm{R}_{\mathrm{PU}}$. Therefore, we care less about the exact value of $\mathrm{R}_{\mathrm{ON}}$. Moreover, in practice, $\mathrm{R}_{\mathrm{ON}}$ is a function of $\mathrm{V}_{\mathrm{GS}}$, and also process dependent, which makes absolute value of $\mathrm{R}_{\mathrm{ON}}$ very hard to control.)
2. [20 Points]: For all parts below, assume the input is a step signal, and zero initial condition:

$$
\begin{array}{lll}
\mathrm{V}_{\mathrm{I}}(\mathrm{t})=\begin{array}{ll}
0 & \mathrm{t}<0 \\
\mathrm{~V} & \mathrm{t}>0
\end{array}
\end{array}
$$

In addition, assume the capacitor voltage at $\mathfrak{t}=0$ is zero:

$$
\mathrm{v}_{\mathrm{C}}(\mathrm{t}=0)=0 .
$$

Calculate the time constant(s); sketch and label carefully $\mathrm{v}_{\mathrm{O}}(\mathrm{t})$.
(a) [5 Points]


## Answer:

$\mathrm{v}_{\mathrm{O}}\left(\mathrm{t}=0^{+}\right)=\mathrm{V}^{*} \mathrm{R}_{2} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)=\mathrm{V}_{\mathrm{ini}}$
$\mathrm{v}_{\mathrm{O}}(\mathrm{t}=\infty)=\mathrm{V}$

$$
\tau=\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \mathrm{C}
$$


(b) [5 Points] Assume $\mathrm{G}<1 / \mathrm{R}$.


## Answer:

$\mathrm{v}_{\mathrm{O}}\left(\mathrm{t}=0^{+}\right)=0$
$\mathrm{v}_{\mathrm{O}}(\mathrm{t}=\infty)=\mathrm{V}$
$\tau=\mathrm{RC} /(1-\mathrm{RG})$

(c) [5 Points] Assume the diodes are ideal.


## Answer:

$$
\begin{aligned}
& \mathrm{v}_{\mathrm{O}}\left(\mathrm{t}=0^{+}\right)=0 \\
& \mathrm{v}_{\mathrm{O}}(\mathrm{t}=\infty)=\mathrm{V} \\
& \tau=\left(\mathrm{R}_{1} \| \mathrm{R}_{2}\right) \mathrm{C}
\end{aligned}
$$


(d) [5 Points] Assume the diodes are ideal, and $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{X}}, \mathrm{V}_{2}=2 \mathrm{~V}_{\mathrm{X}} .\left(\mathrm{V}_{2}<\mathrm{V}\right)$


## Answer:

$\mathrm{v}_{\mathrm{O}}\left(\mathrm{t}=0^{+}\right)=0$
When $\mathrm{V}_{\mathrm{O}}<\mathrm{V}-2 \mathrm{~V}_{\mathrm{x}}$, both diodes are on, $\mathrm{V}_{\mathrm{O}}$ increases with a time constant $\tau_{1}$,

$$
\tau_{1}=\left(\mathrm{R}_{1} \| \mathrm{R}_{2}\right) \mathrm{C}
$$

targeting at a final value

$$
\mathrm{V}_{\mathrm{f} 1}=\mathrm{V}
$$

When $\mathrm{V}-2 \mathrm{~V}_{\mathrm{X}}<\mathrm{V}_{\mathrm{O}}<\mathrm{V}-\mathrm{V}_{\mathrm{X}}$, D 1 is on, D 2 is off, VO continues to increase with a time constant $\tau_{2}$,

$$
\tau_{2}=\mathrm{R}_{1} \mathrm{C}
$$

targeting at a final value

$$
V_{\mathrm{f} 2}=\mathrm{V}
$$

When $V_{O}$ reaches $V-V_{X}$, both diodes turn off. $\mathrm{V}_{\mathrm{O}}$ is not going to change any more.

3. [20 Points]: Agarwal and Lang, Problem 10.22 (Assume zero initial state, $\mathrm{v}_{\mathrm{C}}(\mathrm{t}=0)=0$ )

## Answer:

(a)


(b) When $\mathrm{v}(\mathrm{t})<\mathrm{V}_{\mathrm{T}}=65 \mathrm{~V}$, the neon bulb acts as an open circuit, the capacitor is charging up, with a time constant $\tau_{1}$,

$$
\tau_{1}=\mathrm{RC}=10 \mathrm{~s}
$$

targeting at a final value

$$
\mathrm{V}_{\mathrm{f} 1}=90 \mathrm{~V}
$$

Once $\mathrm{v}(\mathrm{t})$ reaches $\mathrm{V}_{\mathrm{T}}$, the bulb begins to discharge. Notice $R_{N} \ll R$, so during the discharge period, R looks like an open circuit. Therefore, the capacitor discharges with a time constant $\tau_{2}$,

$$
\tau_{2}=\mathrm{R}_{\mathrm{N}} \mathrm{C}=10 \mathrm{~ms}
$$

targeting at a final value

$$
V_{f 2}=0
$$

When $v(t)$ decreases to $10 \mathrm{~V}\left(\mathrm{I}_{\mathrm{N}}=10 \mathrm{~mA}\right.$ through the bulb $R_{N}=1 \mathrm{k}$ ), the bulb opens up again. A new cycle starts.

Notice $\tau_{2} \ll \tau_{1}$, so the flash rate is dominated by the charging time.

$$
\mathrm{v}(\mathrm{t})=90-(90-10) * \mathrm{e}^{-\mathrm{T} / \tau 1}=65
$$

$\mathrm{T}=1.16 \tau_{1}=11.6 \mathrm{~s}$
Therefore,

$$
f=1 / \mathrm{T}=0.086 \mathrm{~Hz}
$$

4. [20 Points]: Agarwal and Lang, Problem 10.23

## Answer:

(a) With finite $\mathrm{R}_{2}$ and $\mathrm{C}_{2}$,

$$
\begin{aligned}
& \mathrm{v}_{\mathrm{B}}\left(\mathrm{t}=0^{+}\right)=0 \\
& \mathrm{v}_{\mathrm{B}}(\mathrm{t}=\infty)=\mathrm{VR}_{2} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \\
& \tau_{1}=\left(\mathrm{R}_{1} \| \mathrm{R}_{2}\right)\left(\mathrm{C}_{1}+\mathrm{C}_{2}\right)
\end{aligned}
$$



$$
\begin{aligned}
& \text { With } \mathrm{R}_{2}=\infty \text { and } \mathrm{C}_{2}=0 \text { (ideal probe), } \\
& \mathrm{V}_{\mathrm{B}}\left(\mathrm{t}=0^{+}\right)=0 \\
& \mathrm{v}_{\mathrm{B}}(\mathrm{t}=\infty)=\mathrm{V} \\
& \tau_{2}=\mathrm{R}_{1} \mathrm{C}_{1}
\end{aligned}
$$



A non-ideal probe can introduce an error to the final value (measurement), and it may affect the shape of the waveform as well.
(b) i) Immediately after the step is applied, the circuit looks like a capacitor divider.

$$
\mathrm{v}_{\mathrm{B}}\left(\mathrm{t}=0^{+}\right)=\mathrm{VC}_{3} /\left(\mathrm{C}_{2}+\mathrm{C}_{3}\right)
$$

* Explanation (if you don't like the idea of capacitor dividers): at $\mathrm{t}=0+$, the capacitors look like short circuits (low impedance), so the capacitors dominate the resistors/capacitor parallel combination. Right at the point the step is applied, the amount of charge dumped onto both capacitors is the same, Q . Therefore,

$$
\mathrm{Q} / \mathrm{C}_{2}+\mathrm{Q} / \mathrm{C}_{3}=\mathrm{V}
$$

So,

$$
\begin{aligned}
& \mathrm{Q}=\mathrm{VC}_{2} \mathrm{C}_{3} /\left(\mathrm{C}_{2}+\mathrm{C}_{3}\right) \\
& \mathrm{v}_{\mathrm{B}}\left(\mathrm{t}=0^{+}\right)=\mathrm{Q} / \mathrm{C}_{2}=\mathrm{VC}_{3} /\left(\mathrm{C}_{2}+\mathrm{C}_{3}\right)
\end{aligned}
$$

ii) As $t \rightarrow \infty$, the circuit looks like a resistor divider.

$$
\mathrm{v}_{\mathrm{B}}(\mathrm{t}=\infty)=\mathrm{VR}_{2} /\left(\mathrm{R}_{2}+\mathrm{R}_{3}\right)
$$

iii) $\tau_{3}=\left(\mathrm{R}_{2}| | \mathrm{R}_{3}\right)\left(\mathrm{C}_{2}+\mathrm{C}_{3}\right)$


iv) If $\mathrm{C}_{3} /\left(\mathrm{C}_{2}+\mathrm{C}_{3}\right)=\mathrm{R}_{2} /\left(\mathrm{R}_{2}+\mathrm{R}_{3}\right)$,
that is,

$$
\mathrm{R}_{2} \mathrm{C}_{2}=\mathrm{R}_{3} \mathrm{C}_{3}
$$

then the coefficient of the exponential term becomes zero,

$$
\mathrm{v}_{\mathrm{B}}(\mathrm{t})=\mathrm{VR}_{2} /\left(\mathrm{R}_{2}+\mathrm{R}_{3}\right) \quad(\mathrm{t}>0)
$$

There will be no transient response.

5. [20 Points]: This problem makes use of the ELVIS iLab to study the small-signal characteristics of a common-source MOSFETresistor amplifier. The amplifier is shown below. The transistor is the 2 N 7000 MOSFET that you have characterized in previous homework. Suitable parameters for this transistor are $\mathrm{K}=$ $0.14 \mathrm{~A} / \mathrm{V}^{2}$ and $\mathrm{V}_{\mathrm{T}}=1.9 \mathrm{~V}$. The resistor has a nominal value of $500 \Omega$. Notice that in this amplifier, the top power supply is set to +2.5 V , and the bottom power supply is set to -2.5 V , both with respect to ground. This is to allow an optimum bias point at the output that is right around 0 V with respect to ground. In this problem, you will measure the transfer characteristics of the amplifier and the smallsignal voltage gain, and compare the voltage gain to a prediction based on the models developed in class.

(A) [5 Points] The transfer characteristics of this amplifier can be obtained by sweeping the input voltage between -2.5 V and 2.5 V . To do so, apply a sine wave at the input with a frequency of 100 Hz , an amplitude of 2.5 V and an offset of 0 V . At the output, appropriately configure the oscilloscope to see at least one full period of the output signal with good resolution. To graph the transfer characteristics, graph $\mathrm{v}_{\text {OUT }}$ against $\mathrm{v}_{\mathrm{IN}}$. Print a screen shot of the canvas showing the transfer characteristics.

Using the Tracking feature in the bottom left corner of the client, read off the input bias voltage, VIN, that results in an output bias voltage, $\mathrm{V}_{\text {OUT }}$, that is close to 0 V . Give these values.
(B) [5 Points] Now, measure the small-signal gain at the bias point that you just determined. To do so, reduce the input amplitude to 100 mV , and apply the offset found in Part (A) such that the output is biased close to 0 V . When you do this, you will see that the instrument is not
perfectly precise and that the input bias is a bit different from what you program. You will need to try different offset values until you get close enough. Once the output bias voltage is within about $\pm 300 \mathrm{mV}$ of 0 V , it is good enough. For this case, plot the waveforms of the input voltage and the output voltage versus time. Print a screen shot of this plot. Measure the amplitudes of both signals and determine the voltage gain.
(C) [5 Points] Next, obtain the input and output waveforms and extract the gain for other bias points. Bias the input 0.6 V below (more negative than) the bias point you selected for Part (B). Plot the input and output waveforms, print a screen shot of this plot, measure the amplitudes of both signals, and extract the voltage gain. Do the same for an input bias 0.3 V above (more positive than) the bias point you selected for Part (B). Plot and measure the same parameters. Comment on the change in voltage gain and the distortion that you observe in the output waveforms. Explain its origin in both cases.
(D) [5 Points] Finally, use an appropriate smallsignal model to calculate the voltage gain of this amplifier for an input bias such that the biased output voltage is equal to 0 V . Use the parameters for the transistor given above. Compare what you obtain against the measurement results obtained in Part (B) above. Comment appropriately.

As always, start this problem early to avoid any last minute crunch on the system.

## Answer:

(a) Reading from the graph below, when $\mathrm{v}_{\mathrm{IN}}=$ 23 mV , vout is close to zero. (This may vary from run to run.)

Voltage Transfer Function:

(b) Small Signal Gain:

$\mathrm{v}_{\mathrm{IN}, \mathrm{pp}}=43.09-(-162.9)=206 \mathrm{mV}$
$\mathrm{V}_{\text {OUT, } \mathrm{pp}}=1.362-(-1.882)=3.24 \mathrm{~V}$
$\mathrm{A}_{\mathrm{V}}=\left|\mathrm{v}_{\text {OUT }, \text { pp }} / \mathrm{v}_{\mathrm{IN}, \mathrm{pp}}\right|=15.7$
(Note: It is ok if you think the gain is negative; and it is, or you can think there is a $180^{\circ}$ phase shift.)
(c)
i) 0.6 V Below The Proper Bias Point:

$\mathrm{v}_{\mathrm{IN}, \mathrm{pp}}=-583.5-(-789.8)=206 \mathrm{mV}$
$\mathrm{v}_{\text {OUT }, \mathrm{pp}}=2.497-(2.485)=12 \mathrm{mV}$
$\mathrm{A}_{\mathrm{V}}=\left|\mathrm{v}_{\text {OUT }, \mathrm{pp}} / \mathrm{v}_{\text {IN }, \mathrm{pp}}\right|=0.058$
The voltage gain is much smaller than that in saturation, because the bias voltage,

$$
2.5-0.6=1.9 \mathrm{~V}
$$

which is near $V_{T}$, the device is near cutoff. The distortion is large because the voltage transfer function is no longer linear in this case.
ii) 0.3V Above The Proper Bias Point:

$\mathrm{v}_{\mathrm{IN}, \mathrm{pp}}=317.4-110.8=206 \mathrm{mV}$
$\mathrm{v}_{\text {OUT, } \mathrm{pp}}=-2.332-(-2.430)=98 \mathrm{mV}$
$\mathrm{A}_{\mathrm{V}}=\left|\mathrm{v}_{\text {OUT, pp }} / \mathrm{v}_{\text {IN }, \text { pp }}\right|=0.48$
The voltage gain is also much smaller than that in saturation, because the bias voltage is too high, and the device is pushed into triode (linear)
region. The distortion is large because the voltage transfer function is also non-linear in the triode region.
(d) $\mathrm{g}_{\mathrm{m}}=\mathrm{K}\left(\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{T}}\right)=0.14 *(2.5-1.9)=84 \mathrm{mS}$ $\mathrm{A}_{\mathrm{V}}=\mathrm{g}_{\mathrm{m}} \mathrm{R}=84 \mathrm{mS} * 500=42$

This result is larger than the measurement. Here are a few possible reasons:

1) The K of the MOSFET is smaller than the theoretical value, $0.14 \mathrm{~A} / \mathrm{V}^{2}$.
2) The actual $\mathrm{V}_{\mathrm{GS}}$ is lower than 2.5 V .
(There can be more acceptable reasons.)
