### Homework #9 - April 22, 2009

Due: May 6, 2009 at recitation

No late homework accepted

#### Introduction

This homework assignment focuses on the analysis and design of a system for playing back a digitally-stored audio signal. Additionally, this assignment serves as the pre-lab exercise for Lab #2, which will involve the construction, testing, and demonstration of the audio playback system. Consequently, you should save a copy of your results for use during Lab #2.




Figure 1: Block diagram of the audio playback system.

A block diagram of the audio playback system is shown in Figure 1. At the center of the system is a digital memory in which 131,072 samples of the audio signal are stored. Each sample in the memory has a unique numerical address between 0 and 131,071, inclusive. Consecutive samples are stored at consecutive addresses.

To obtain 131,072 consecutive samples of the audio signal, 16.384 seconds of continuous analog audio signal are first sampled at an 8-kHz rate. The analog audio samples are then digitized by an 8-bit analog-to-digital converter. That is, the samples are quantized to take on one of 256 possible discrete digital values between 0 and 255, inclusive. Here, the digital value of 0 corresponds to the most positive signal voltage, and the digital value of 255 corresponds to the most negative signal voltage. The resulting digital data is then written into the memory.

To retrieve the stored audio signal samples in sequence at the proper rate, the memory is addressed by a counter which counts from 0 to 131,071 at an 8-kHz rate established by an external clock. After counting to 131,071 the counter returns to 0, and the retrieval process repeats itself. As the memory address increments, the corresponding data appears at the memory output. This data is converted back to an analog voltage in a piecewise constant manner by a digital-to-analog converter.

During the course of recording and playing back the analog audio signal, the signal is sampled in time, quantized in amplitude, and reconstructed in a piecewise constant manner. As you will learn in 6.003, this process introduces undesirable high-frequency components into the signal. To minimize the perceived impact of these components, the signal is filtered by a low-pass filter after it is reconstructed by the digital-to-analog converter. Finally, the signal is fed into a volume control stage, which in turn drives a speaker.

In the course of this homework assignment you will analyze and design four of the functional blocks shown in Figure 1. These blocks are the clock, the digital-to-analog converter, the low-pass filter, and the volume control. In Lab #2, you will construct these blocks and verify that they perform as desired. Then, you will combine them with the counter, the read-only memory, and the speaker to construct and demonstrate the entire audio play-back system. Since you will construct the system from the components in your 6.002 lab kit, your design of the blocks must account for the fact that the available components are limited.

## Problem 1: The Clock

The circuit shown in Figure 2 is the system clock, which is a square-wave oscillator followed by a CMOS inverter; the inverter functions only as a buffer. The oscillator is constructed from another CMOS inverter, a resistor, and a capacitor. Both inverters are powered between the positive supply voltage  $V_{\rm S}$  and ground, and both exhibit the hysteretic input-output characteristic defined in the figure. The inverters are otherwise ideal.




Figure 2: The system clock.

- (A) Assume that  $v_{\text{CAP}}$  has just charged up to  $V_{\text{H}}$  so that  $v_{\text{OSC}}$  has just switched to 0 V. In terms of R, C,  $V_{\text{L}}$ , and  $V_{\text{H}}$ , how much time elapses before  $v_{\text{CAP}}$  decays to  $V_{\text{L}}$ , which in turn causes  $v_{\text{OSC}}$  to switch to  $V_{\text{S}}$ ?
- (B) Assume that  $v_{\text{CAP}}$  has just decayed to  $V_{\text{L}}$  so that  $v_{\text{OSC}}$  has just switched to  $V_{\text{S}}$ . In terms of R, C,  $V_{\text{L}}$ ,  $V_{\text{H}}$ , and  $V_{\text{S}}$ , how much time elapses before  $v_{\text{CAP}}$  charges up to  $V_{\text{H}}$ ,

which in turn causes  $v_{\text{OSC}}$  to switch to 0 V?

- (C) Determine the frequency of the oscillator in terms of R, C,  $V_{\rm L}$ ,  $V_{\rm H}$ , and  $V_{\rm S}$ .
- (D) Assume that  $V_{\rm L}=1.8$  V,  $V_{\rm H}=3.0$  V, and  $V_{\rm S}=5.0$  V. Choose values for R and C so that the oscillator oscillates at or very near 8-kHz. Since oscillator frequency alone is not enough information to specify unique values for R and C, there is no single correct choice. Therefore, choose values for R and C that are easily implemented with the components in the 6.002 lab kit.
- (E) For the choice of R and C from Part (D), sketch and clearly label a single graph that displays  $v_{\text{CAP}}$ ,  $v_{\text{OSC}}$ , and  $v_{\text{CLK}}$  as a function of time over one period of oscillation.

## Problem 2: The Digital-To-Analog Converter

The circuit shown in Figure 3 is the digital-to-analog converter. The voltage sources  $v_{\rm DB0}$  through  $v_{\rm DB7}$  represent the voltages supplied by the eight data bits of the digital memory, DB0 through DB7. These voltages will be approximately 5 V when the corresponding data bit is a logical high, and approximately 0 V when the corresponding data bit is a logical low. The voltage  $v_{\rm OFF}$ , which is set by a potentiometer, is an offset voltage that is used to center the output of the converter around 0 V. Assume that the op-amp in the converter is ideal.




Figure 3: The digital-to-analog converter.

- (A) Using superposition, determine  $v_{DAC}$  as a function of  $v_{DB0}$  through  $v_{DB7}$ , and  $v_{OFF}$ .
- (B) With  $v_{\text{OFF}} = 0 \text{ V}$ , the output of the digital-to-analog converter should span the range

of 0 V to -2.5 V. Thus, the output of the converter should be given by

$$v_{\text{DAC}} = -2.5 \text{ V } \sum_{i=0}^{7} \frac{2^i}{255} \text{DB}i$$

where each data bit DB*i* takes on the numerical value of 1 when high and 0 when low. In this manner, each successive data bit from DB0 to DB7 is given a voltage weighting which is twice that of the preceding data bit, making it possible for the converter to output voltages from 0 V to -2.5 V in steps of -2.5/255 V. Given this, determine  $R_2$  in terms of  $R_1$ .

The voltage rating of the speaker is approximately  $\pm 5$  V. Since the low-pass filter and the volume control stage have voltage gains of 1 and 4, respectively, over the frequency range of interest, the output range of the analog-to-digital converter must be designed to match the speaker rating. This is why the range is chosen to be 0 V to -2.5 V, with  $v_{\rm OFF} = 0$ . Note further that the output range of the converter is negative. This is because the converter is based upon the inverting amplifier configuration.

- (C) The role of  $v_{\rm OFF}$  is to offset the output of the digital-to-analog converter so that it is centered around 0 V. That is, with DB0 through DB7 all low,  $v_{\rm DAC}$  should be 1.25 V, and with DB0 through DB7 all high,  $v_{\rm DAC}$  should be -1.25 V. Given this, what must be the value of  $v_{\rm OFF}$ ?
- (D) Assume that  $R_1 = 10 \text{ k}\Omega$ . Use the result of Part (B) to determine  $R_2$ .

# Problem 3: The Low-Pass Filter

The circuit shown in Figure 4 is the low-pass filter. It is a second-order filter, and is driven by the output of the digital-to-analog converter. Its purpose is to remove the high-frequency components of the audio signal that result from the sampling, quantization, and reconstruction of that signal. Assume that the op-amp in the filter is ideal.




Figure 4: The low-pass filter.

- (A) Assume that the low-pass filter operates in sinusoidal steady state with  $v_{\text{DAC}} = \Re\{V_{dac}e^{j\omega t}\}$  and  $v_{\text{LPF}} = \Re\{V_{lpf}e^{j\omega t}\}$  where  $V_{dac}$  and  $V_{lpf}$  are complex amplitudes. Find the input-output transfer function  $H_{\text{LPF}}(\omega)$  of the filter where  $H_{\text{LPF}}(\omega) \equiv V_{lpf}/V_{dac}$ .
- (B) Using the results of Part (A), find the magnitude and phase of  $H_{LPF}(\omega)$ .
- (C) There is no best design for the low-pass filter to meet the needs of the audio playback system. However, with the appropriate choice of  $C_1$ ,  $C_2$ , and R, the transfer function of one good design will take the form

$$|H_{\mathrm{LPF}}(\omega)| = \frac{1}{1 + (\omega/\omega_{\mathrm{LPF}})^2}$$

where  $\omega_{\text{LPF}}$  is a specified frequency. For this design, show that the low-frequency and high-frequency asymptotes of  $|H_{\text{LPF}}(\omega)|$  intersect at  $\omega = \omega_{\text{LPF}}$ , and therefore that  $\omega_{\text{LPF}}$  is the frequency that delineates the pass band of the low-pass amplifier.

- (D) What constraints must be imposed on  $C_1$ ,  $C_2$ , and R to obtain the low-pass filter transfer function described in Part (C)?
- (E) Given that the low-pass filter is to be designed as described in Part (C), use the results of Part (D) to choose values for  $C_1$ ,  $C_2$ , and R so that  $\omega_{\text{LPF}} \approx 2\pi \times 4000 \text{ rad/s}$ . Since the results of Part (D) are not enough information to specify unique values for  $C_1$ ,  $C_2$ , and R, there is no single correct choice. Therefore, choose  $C_1$ ,  $C_2$ , and R so that they are easily implemented with the components in the 6.002 lab kit.
- (F) Given the choice of  $C_1$ ,  $C_2$ , and R from Part (E), determine  $\omega_{\text{LPF}}$ , and plot both the log-magnitude and the phase of  $H_{\text{LPF}}(\omega)$  against log-frequency for  $2\pi \times 10^1$  rad/s  $\leq \omega \leq 2\pi \times 10^5$  rad/s.

#### Problem 4: The Volume Control

Figure 5 shows the output of the low-pass filter driving the volume control stage, which in turn drives the speaker. A potentiometer is used for  $R_2$  so that the gain of the circuit can be easily adjusted.

Because there exists a coupling capacitor at its input, the volume control stage behaves like a high-pass filter. In this way, the volume control stage is designed to prevent a possibly damaging DC voltage from being applied to the speaker. Such a voltage component could be present in  $v_{\rm LPF}$  if, for example,  $v_{\rm OFF}$  in the analog-to-digital converter is not properly adjusted to balance the output of the converter.




Figure 5: The volume control stage.

- (A) Assume that the volume control stage operates in sinusoidal steady state with  $v_{\text{LPF}} = \Re\{V_{lpf}e^{j\omega t}\}$  and  $v_{\text{OUT}} = \Re\{V_{out}e^{j\omega t}\}$  where  $V_{lpf}$  and  $V_{out}$  are complex amplitudes. Find the input-output transfer function  $H_{\text{AMP}}(\omega)$  of the volume control stage where  $H_{\text{AMP}}(\omega) \equiv V_{out}/V_{lpf}$ .
- (B) Using the result of Part (A), find the magnitude and phase of  $H_{\text{AMP}}(\omega)$ .
- (C) Let  $\omega_{\text{AMP}}$  be the frequency at which the low-frequency and high-frequency asymptotes of  $|H_{\text{AMP}}(\omega)|$  intersect. Determine  $\omega_{\text{AMP}}$  in terms of  $R_1$ ,  $R_2$ , and C.
- (D) Choose values for  $R_1$ ,  $R_2$ , and C so that  $\omega_{\text{AMP}} \leq 2\pi \times 100 \text{ rad/s}$ , and  $|H_{\text{AMP}_{\text{MAX}}}(\omega)| = 4$  for  $\omega \gg \omega_{\text{AMP}}$ . Since these conditions alone are not enough to specify unique values for  $R_1$ ,  $R_2$ , and C, there is no single correct choice. Therefore, choose values for  $R_1$ ,  $R_2$ , and C that are easily implemented with the components in the 6.002 lab kit.

# Problem 5: Connecting The Blocks

In the complete audio playback system, the output of the digital-to-analog converter is connected directly to the input of the low-pass filter, and the output of the low-pass filter is connected directly to the input of the volume control stage, as shown in Figure 1. Thus, the filter loads the converter, and the amplifier loads the filter. Explain why this loading could be ignored in Problems 2, 3, and 4. That is, explain why the converter, filter, and volume control stage may each be analyzed and designed in isolation.