CEGAR+SMT: Formal Verification of Control Logic in the Reveal System

#### Karem A. Sakallah\*

University of Michigan, Ann Arbor

June 13, 2011

Presented at SAT/SMT Summer School MIT

\* Joint work with Zaher Andraus and Mark Liffiton

## Motivation



### Turn-Key Formal Verification of Control Logic in Digital Systems



# Pipelining



# Pipelining









# Outline

- Verification Framework
- Datapath Abstraction and Basic Refinement
- Advanced Refinement
- The Reveal System
- Results
- Conclusions

### **Verification Framework**





Equivalence

Golden Model (Spec)

Register Transfer Level Verilog ISA (document) Non-pipelined Verilog Transaction C/C++ Module

# Unfolding



# Unfolding





Does the property hold?

Is *p*=1 for all assignments to circuit inputs?



#### **SAT-based** Verification



# Approximation

- Replace *exact* behavior of the design with a less precise behavior to speed up verification
  - Compromise Accuracy for Speed
- Sound Approximation
   [Approximation Correct → Design Correct]
- Complete Approximation
   [Approximation Buggy → Design Buggy]

# Outline

- Verification Framework
- Datapath Abstraction and Basic Refinement
- Advanced Refinement
- The Reveal System
- Results
- Conclusions

### **Datapath Abstraction**







#### **Abstraction-based Verification**





⇒

 $Ap'|_{X*}=1$ 

21



Violation is inconsistent with concrete design

 $Ep'|_{X*}=0$ 

### Counterexample Guided Abstraction Refinement



# Outline

- Verification Framework
- Datapath Abstraction and Basic Refinement
- Advanced Refinement
- The Reveal System
- Results
- Conclusions



### **Counterexample Guided Abstraction Refinement**



## Generalization

#### • Pros

- Resolves the issue of out-of-bound constants
- Captures and refines a family of counterexamples
- Cons
  - Expensive feasibility check on the circuit itself
  - Many refinement iterations due to unnecessary (dis-) equalities
    - Only cone-of-influence (w.r.t. counterexample) is relevant in each refinement iteration
    - Only a subset of the (dis-)equalities is needed in each iteration
  - A one-time only lemma  $\rightarrow$  cannot be reused









Feasibility/Refinement based on Explaining the Abstract Counterexample

- Distill a simplified expression
  - -Include only equalities/dis-equalities
  - -Exclude logic that is not in the cone-ofinfluence
  - -Exclude numeric values
  - -Exclude Control Logic
  - -Based on Primary Inputs
    - $\rightarrow$  allow independent feasibility checking

### Improved Feasibility/Refinement

#### $(\hat{a}=0) \land (EX2(\hat{a})=1) \land (CT(\hat{0}, EX3(\hat{b})) \neq SR(\hat{b}, \hat{2}))$

#### $\{a_3a_2a_1a_0=0000\} \land \{a_0=1\} \land \{00b_3b_2 \neq 00b_3b_2\}$

#### **UNSAT**

### Improved Feasibility/Refinement

 $\neg ([\hat{a}=0] \land [EX2(\hat{a})=1] \land [CT(\hat{0}, EX3(\hat{b})) \neq SR(\hat{b}, \hat{2})])$ 

- Lemma: A high-level universal truth
  - Refutes a family of spurious counterexamples
  - Can be reused whenever relevant
    - Across refinement iterations
    - Across various invocations of the verification on modifications of the design/property

#### Refinement based on Lemmas





An All-MUS algorithm can generate lemmas

- As many as possible
- As compact as possible

#### **Refinement based on Lemmas**



## Trade-Offs

- Efficiency in each Step
  - Validity Check
  - Feasibility Check
  - Refinement
- Preciseness of Initial abstraction
  - Precise (detailed) versus Impresice (coarse)
- Refinement Convergence

#### ➔ Overall Performance

# Outline

- Verification Framework
- Datapath Abstraction and Basic Refinement
- Advanced Refinement
- The Reveal System
- Results
- Conclusions

#### The Reveal System



# Outline

- Verification Framework
- Datapath Abstraction and Basic Refinement
- Advanced Refinement
- The Reveal System
- Results
- Conclusions

## **Test Cases and Setup**

| Name      | Verilog             | Verilog           | State                   |
|-----------|---------------------|-------------------|-------------------------|
|           | Lines               | Signals           | Bits                    |
| Sorter    | 79                  | 30                | 35 to 1x10 <sup>3</sup> |
| DLX       | 2.4x10 <sup>3</sup> | 399               | 1x10 <sup>11</sup>      |
| Risc16F84 | 1.2x10 <sup>3</sup> | 169               | 1x10 <sup>5</sup>       |
| X86       | 1.3x10 <sup>4</sup> | 1x10 <sup>3</sup> | 5.8x10 <sup>3</sup>     |

Setup: 2.2 GHz AMD Opteron Processor, 8GB RAM, Linux

### Test Case1: Sorter



### Sorter: Implementation



### Sorter: Specification



### Sorter Equivalence



### Test Case 1: Sorter

- A Sort Algorithm for 4 *W*-bits vectors
- Equivalence between 2 Implementations

### Test Case2: RISC16F84

- A Microcontroller from OpenCores.org
- 2<sup>13</sup>x14-bit I-Mem, 2<sup>9</sup>x8-bit D-Mem
- 34 Op-codes
- 4-stage pipeline
- Property: Equivalence to a 1-stage Spec starting from an arbitrary state:

$$\bigwedge_j (I_0^j = S_0^j) \to \bigwedge_j (I_4^j = S_1^j)$$

### Test Case3: DLX

- DLX is a 32-bit RISC microprocessor\*
- 32-bit address space, I-memory, D-memory
- 32-word register file, 2 read ports, 1 write port
- 38 op-codes
- 5-stage Pipeline
- Property: Pipeline to Non-pipeline Equivalence Starting from Reset:

$$(E_1^S = E_1^I) \lor (E_1^S = E_2^I) \lor \ldots \lor (E_1^S = E_5^I)$$

#### Test Case4: X86\*



\* http://vlsi.cs.iitm.ernet.in/x86\_proj/x86HomePage.html



### **Runtime Comparison on Sorter**



## Variations of Test Cases 2, 3, 4

| D1 | Bug-free DLX <sub>Spec</sub> and DLX <sub>Impl</sub>   |
|----|--|
|    |  |
|    |  |
| R1 | Bug-free OC <sub>Spec</sub> and OC <sub>Impl</sub>     |
| R2 | Floating 'carry-in' Signal for Addition                |
| R3 | 'aluout_zero_node' is stuck-at-1 in OC <sub>Impl</sub> |
| X1 | Bug-free X86 Design and Property                       |
| X2 | The Property Swaps en Integer and en FloatingPoint     |

X4 The Opcode for CMP Activates the FP Unit

#### **Reveal's Performance**



#### Refinement Iterations for EUF and CLU Abstractions



# Genuine Bug Discovered

#### Lemmas

#### <u>Lemma</u>

<u>Source</u>

 $(IR3 = 32'd0) \rightarrow (IR3[31:26] \neq 6'd4)$ 

$$(IR[13:k_1] = v_1) \rightarrow (IR[13:k_2] \neq v_2)$$
$$v_1 \neq v_2$$
$$k_1 \neq k_2$$

assign inst\_call = (inst\_reg[13:11] == 3'b100);
assign inst\_goto = (inst\_reg[13:11] == 3'b101);
assign inst\_bcf = (inst\_reg[13:10] == 4'b0101);
...

## **Experimental Conclustions**

- Memory Abstraction reduces the size of the verification condition significantly 
   → speeds up runtime UCLID, BAT, and Reveal
- Datapath Abstraction + Counterexample-Guided Refinement + Multiple Lemmas per Iteration → Scalable
- SMT-based Solving (YICES) is very scalable
- Integrating Counting Arithmetic Speeds up Convergence, but might slow down each iteration

# Outline

- Verification Framework
- Datapath Abstraction and Basic Refinement
- Advanced Refinement
- The Reveal System
- Results
- Related Work
- Conclusions

### **Related Work**

- Earlier efforts in verifying microprocessor control logic (past two decades)
  - How to formulate the correctness criterion?
  - What mathematical model to use?
- Two Abstraction Approaches
  - Datapath Abstraction
  - Property-driven Abstraction

## **Datapath Abstraction**

- Theorem Proving
  - For two decades (PVS, HOL, ACL2, etc.)
  - Representing the datapath with integers, rationales, high-order logic relations, black-boxes, arrays, lists, etc.
  - Both the modeling and formulation of proofs require continuous user intervention
- Towards Automation
  - The work of Burch and Dill '94: EUF
  - The work of Bryant et al. '02: UCLID
  - The work of Andraus and Sakallah '04: Vapor

### Property-driven Verification and Abstraction

- Based on generic formal methods
- Property is closely integrated in the abstraction and verification
- Abstraction methods:
  - Predicate abstraction
  - Localization reduction
  - Interpolants

# Conclusions



Can be Used by Designers

Effective Discovery of Genuine Bugs Establishes Correctness within Short Time-to-Market